This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

Japanese Patent Publication (Laid-Open) No. SHO-58-74080/1983

Publication Date: May 4, 1983

Application No. SHO-56-174121

Application Date: October 29, 1981

Convention Priority: Request for Examination: Made

Title of the Invention:

METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

Inventor: Shunpei Yamazaki

Address: c/o Semiconductor Energy Research Corporation

No. 21-21, Kitakarasuyama 7-chome, Setagayaku, Tokyo, Japan

Applicant: Semiconductor Energy Research Corporation

Address: No. 21-21, Kitakarasuyama 7-chome, Setagayaku, Tokyo, Japan

SPECIFICATION

1. Title of the Invention:

METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

2. CLAIMS

1. A method of manufacturing semiconductor device comprising;

a step of forming a laminate on first electric-conductive layer on a substrate by laminating a first semiconductor, a second semiconductor, and a third semiconductor being electrically conductive identical to said first semiconductor;

a step of forming said second and third semiconductors into such a shape substantially being identical to that of said first semiconductor;

a step of forming insulation matter on surfaces of said first, second, and third

semiconductors; and

a step of forming gate-electrode on gate-insulation matter on lateral side of said second semiconductor;

whereby said method forms insulation-gate type field-effect semiconductor device on said substrate.

2. The method of manufacturing semiconductor device set forth in Claim 1, wherein capacitor is formed on said substrate via a step of forming insulation matter on said first electric-conductive layer and a step of forming an electrode mainly comprising such a material being identical to that of gate-electrode.

3. DETAILED DESCRIPTION OF THE INVENTION

The present invention relates to such a semiconductor device provided with vertical-channel insulation-gate laminated type semiconductor units formed on a substrate, while the invention also relates to the method of manufacturing said semiconductor device.

Further, the invention also relates to such a semiconductor device being connected to source or drain of laminated insulation-gate type field-effect semiconductor device formed on a substrate or such a semiconductor device having a capacitor fitted on said substrate.

The invention features provision of such a composite semiconductor device formed on a substrate in matrix structure and also provision of liquid-crystal type display device.

In the case of providing a flat-surface type solid display device, such a liquid-crystal display unit is known, which disposes a pair of electrodes inside of

parallel glass sheets before feeding liquid crystal between the electrodes.

However, in this case, the number of picture elements of this display unit is limited in a range from 20 up to 200. If more than 200 of picture elements were needed, the number of terminals needed for extracting picture elements out from the display unit corresponds to the number of picture elements, and thus, such a display device cannot totally be offered for practical use. Because of this, in order to provide the display unit with plural picture elements to form matrix structure in order that the display can be turned ON or OFF by way of controlling optional picture elements, it was necessary to provide such a field-effect semiconductor device (called IGF) corresponding to the picture elements. Conventionally, control signal is delivered to the IGF to cause the corresponding picture elements to be turned ON or OFF.

Concrete application of the invention to the vertical-channel type IGF and the liquid crystal display had been described in detail in the specification of the application of this inventor for a Japanese Patent under the title "Insulation-gate type field-effect semiconductor device and its manufacturing method" as per the Application No. SHO-56-001767 and the other application under the title "Composite semiconductor device" as per the Application No. SHO-56-001768 filed on January 9, 1981. The present invention has further developed the previous arts cited above.

In the liquid-crystal display unit, equivalent circuit can be designated by means of a capacitor (called C in the following description). FIG. 1 exemplifies such a 2 x 2 matrix structure (40) comprising the IGF and capacitor C for example.

In FIG. 1, the matrix (40) composes a sole picture element by applying a single unit of IGF (10), a capacitor (31) filled with a single unit of liquid-crystal, and another capacitor (32) usable for providing after-glow characteristic when being required. The picture elements are linked with bit-line per line (51) and (51'). Likewise, gates

are connected to each other to form files (41) and (41').

Based on the above arrangement, assume that a unit of (51) and (41) designates "1", whereas another unit (51') and (41') designates "0", the matrix selects only the lot-number (1,1) to have it turn ON, thus enabling liquid crystal electrically and equivalently shown as capacitor (31) to be turned ON selectively.

In order to form decoder and driver on an identical substrate, the invention aims to install another insulation-gate-type semiconductor device (50), another inverter (60), and another resistor (70) on an identical substrate.

By combining the invention based on the design specification, such a solid display unit usable for flat-surface TV replacing cathode-ray tube was fabricated.

Display unit for any calculator may be composed by applying $10^2 \sim 10^3$ units of picture elements. It is understood that $10^4 \sim 10^5$ units of picture elements are usable for a TV-set, for example, 25×10^5 units of picture elements are provided on an identical substrate to fabricate a TV-set by using said picture elements as well as the IGF, inverter, and the resistor having the needed decoder and driver simultaneously being formed in the periphery of the substrate.

Embodiments of the invention are exemplified below.

[Embodiment 1]

FIG. 2 A through 2E respectively exemplify vertical-sectional views and the method of manufacturing the laminate-type IGF related to the invention.

In FIG. 2, the first conductive layer incorporating a transparent electrode such as SnO₂, a metal film such as Ni, Cr, Mo₂, Si, etc. and the first semiconductor incorporating P-type or N-type conductive elements was formed on an insulated

substrate such as glass substrate or alumina substrate for example. Using the first photo-mask (1), the conductive layer (2) was processed to generate optional-shape pattern. For example, lead (11) comprising horizontal-directional conductive layer was formed. Using the first photo-mask (1), the first conductive layer (2) was etched into optional shape. Further, the first semiconductor Sl(3) being N-type or P-type was formed on the first conductive layer (12) by applying plasma-vapor-phase deposition method. Further, the second semiconductor (4) being intrinsic or N-type or P-type (this is merely called S2 in the following description) on the first semiconductor S1(3). Further, in order to provide source and drain by forming a pair with the first semiconductor S1(3), the third semiconductor (5) (hereinafter merely called S3) incorporating conductivity identical to that of the first semiconductor S1(3) was built up as shown in FIG. 2(B). It should be understood that the first conductive layer may be the one comprising a piece of conductive transparent thin film made from SnO₂ or the like, and yet, nickel or chrome may be superposed on SnO2 via lamination to facilitate ohmic contact between the first semiconductor S1(3) and the first conductive layer (12).

This semiconductor was produced at temperature ranging from room temperature up to 400°C. by applying silane via glow discharge method or arc discharge method. The semiconductor related to the invention uses so-called non-monocrystalline silicon semiconductor comprising amorphous structure or semi-amorphous structure incorporating micro-crystalline particles each having 5 ~ 100 Å of fine size or micropolycrystalline structure having 50 ~ 500Å of particle size. In the present invention, embodiment mainly refers to semi-amorphous semiconductor (this is merely called SAS in the following description). Regarding the above-referred SAS, detail of the embodiment was described in the specification

pertaining to the previous Application for a Japanese Patent filed on March 3, 1980, via Application No. SHO-55-026388/1980 under the title "Semi-amorphous semiconductor" proposed by the inventor of the present invention.

Referring to FIG. 1, based on so-called lithographic technique such as screen printing or photo-etching method, the first semiconductor S3 was selectively removed via use of the mask 2, and then, P-type semiconductor S2 and N-type semiconductor S1 were also removed via masking with S3 before fabricating S2 and S3 into a shape substantially being identical to each other. In this case, it is quite important to preserve the first conductive layer as it is. In such a case in which the first conductive layer comprises double layers or more than double layers, one of them may selectively be removed.

Referring to FIG. 2(B), in order to further decrease parasitic capacity, it is permissible to form a thick insulation film comprising silicon oxide film having $0.3 \sim 1.0\mu$ of thickness on the first semiconductor S3(5) via LPCVD (lower pressure vapor-phase deposition method) or plasma CVD method. By way of forming such a conductive layer comprising Mo, or W, or Mo₂Si, or W₂Si, having $0.2 \sim 0.5\mu$ of thickness on the first semiconductor S3(5) and then SiO₂ film with $0.3 \sim 1.0\mu$ of thickness was further built on the above conductive layer to promote conductivity of the first semiconductor S3(5). This in turn proved to be effective for the matrix formation.

Referring to FIG. 2C, lateral surface may be formed vertically on the surface of the substrate (1). However, it was proved to be effective to etch tapered portion into trapezoidal form and remove stepped notch of differential step of the laminated gate electrode.

Next, insulation film (6) was formed on the whole surfaces of S1, S2, and S3.

In particular, gate insulation film (16) was formed on the lateral surface of the S2(14). The insulation film was activated by electromagnetic energy of frequencies ranging from 13.56MHz to 2.45GHz. The insulation film was oxidized after being immersed in vapor atmosphere comprising oxygen or blend of oxygen and hydrogen at $100 \sim 700$ °C. before being formed with $200 \sim 2000\text{Å}$ of thickness.

In particular, when using such a substrate comprising glass, it is quite likely that movable ion contained in glass such as sodium may diffuse into the gate insulation film in the course of passing a long while. Because of this, it is quite important that silicon nitride (Si_3N_{4-x} $0 \le X < 3$) or silicon carbonide (Si_xC_{1-x} $0 \le X < 1$) be used for the above insulation film. Accordingly, silicon nitride film was formed by way of the following processes. Initially, silane (SiH_4 or SiH) and ammonia or nitrogen ionized by microwaves (2.45GHz, $50 \sim 500W$ output) were fed into a reaction furnace filled with vaporized silicide/nitride ($1:20 \sim 1:5000$) held at $0.1 \sim 0.5$ Torr of inner pressure. The reaction furnace was heated at $200 \sim 500\%$., typically at 300%. Substrate was heated from the outside of the reaction furnace, and then double stage plasma CVD process was applied by treating the surface of the heated substrate with the secondary high-frequency plasma having 13.56MHz of frequency and $5 \sim 50W$ of output.

After executing the above processes, it was possible to properly form gate insulation film into $200 \sim 1000\text{Å}$ of thickness at such a low temperature ($200 \sim 400^{\circ}\text{C}$.) on the peripheral side of semiconductor, in particular, on the peripheral side of the second semiconductor S2 (14), without causing this non-monocrystalline semiconductor to be degraded by effect of dehydrogenation. After causing vaporized nitride to be excited by microwaves ($50 \sim 300\text{W}$), when fully ionizing vaporized nitride, nitrogen infiltrates into attending silane in the course of forming film. Because of this, the gate insulation film proved to be free from so-called hysteresis characteristic and

capable of masking against sodium as well.

In regard to Si_xC_{1-x} ($0 \le X < 1$), when forming into insulation matter, plasma CVD process was executed. Concretely, by applying plasma CVD process (using 0.1 ~ 1.0Torr of pressure and 200 ~ 400°C. of substrate temperature) to process silicone carbonide via TMS (tetramethyl-silane) (Si(CH)) or carbon by applying acetylene (CH), it was possible to form 2.5eV ~ 3.5eV of energy band width.

When glass is used for the substrate, based on consideration that no degradation should take place in the semiconductor and the substrate being formed at $200 \sim 400^{\circ}$ C., by virtue of applying plasma CVD process, silicon nitride and silicon carbonide respectively proved to be extremely effective when being formed into gate insulation film

identical film was also formed for the isolation of the S1 (13) and the S3 (15). Further, as is shown in FIG. 2(D), applying the third lithographic technique, electrode hole (8) was formed on the insulation film (16), whereas electrode hole (7) was formed on the S3 (15). Further, metal layer or semiconductor layer linking with the gate electrode was built up over again, where the semiconductor layer comprises P⁺ or N⁺ conductive silicon semiconductor or transparent conductive film such as SnO₂ or ITO.

Simultaneous with the formation of the above-referred gate insulation film,

Next, applying the fourth photo-lithographic technique (4), the produced film was selectively etched, and then, gate electrode (17) was formed in the horizontal direction on the gate insulation matter (16). At the same time, wiring was executed from the S1 (13) and S3 (15) to IGS, capacitor, and resistor of another portion via the electrode holes over the substrate surface or the insulation matter (6) in close contact therewith.

When viewing the line A-A' in the vertical sectional view shown in FIG. 2 (D) from the lateral direction, the lateral view can be designated as FIG. 2(E), where the reference numerals shown in both drawings correspond to each other.

The semiconductor of the invention has mainly used semi-amorphous semiconductor (SAS). This is because the SAS incorporates $10^{-4} \sim 10^{-5} (\Omega \text{cm})^{-1}$ of background conductivity, and thus, compared to $10^{-9} \sim 10^{-6} (\Omega \text{cm})^{-1}$ of the background conductivity of AS(amorphous semiconductor), the former has such a characteristic close to that of mono-crystalline silicon. The above background conductivity was secured in such a substantially intrinsic semiconductor dispensing with intentional introduction of impurities. In such an intrinsic semiconductor, when activating energy neutralized by boron has reached Eg/2, inversely, mobility of Hall extremely grows, and thus, by way of combining these, it was possible to fabricate Enhancement-type or Depletion-type N or P-channel field-effect semiconductor device (IGF). semi-amorphous semiconductor SAS incorporates lattice distortion, and yet, it also contains hydrogen for neutralizing "asymmetric coupler" containing 0.1~5mol% of density. In order to prevent hydrogen from being degasified and also minimize stress caused by thermal expansion at the interfaces of respective materials being different from each other, it was found that all the processes for the substrate, semiconductor components, electrodes, and lead wires should have been done at such temperature ranging from 200 to 600℃, preferably in a range from 200 to 350℃, typically at 300℃.

It is also allowable to compose the gate electrode (17) with conductive-type semiconductor identical to that is used for composing the S1 and the S3, and yet, it is also allowable to provide multiple-layer wiring structure by way of doubling metal such as molybdenum or the like.

Using four pieces of mask, source or drain was formed by applying the S1(13) and the S2 (14) containing channel-forming portion (9). Further, drain or source was formed by applying the S3(15). Finally, such a multiple-layer-laminated field-effect semiconductor device (IGF) (10) incorporating gate-insulation matter (16) on the lateral surface of channel-forming portion and gate electrode (17) on the external lateral surface was completed.

In the present invention, channel length was determined depending on thickness of the S2 (14). Concretely, channel length was determined to be in a range from 0.3 to 3.0μm, typically to be 1.0μm. This is because, inasmuch as the mobility of non-monocrystalline semiconductor differs from that of monocrystalline semiconductor being one-fifth through one-hundredth, channel length has been contracted to promote operating characteristic of the IGF.

In the semi-amorphous semiconductor, bulk mobility of electron is rated to be $10 \sim 500 \text{cm}^2 \text{V/S}$ and $1/3 \sim 1/10$, whereas bulk mobility of Hall is rated to be $0.5 \sim 100 \text{cm}^2 \text{V/S}$ and $1/5 \sim 1/100$. However, considering that amorphous silicon is longer by $10 \sim 10^3$ times than electron (being $0.01 \sim 1.0 \text{cm}^2 \text{V/S}$) and the Hall (being less than $0.001 \text{cm}^2 \text{V/S}$), inasmuch as the semiconductor device according to the invention utilizes such a semi-amorphous semiconductor (SAS) incorporating micro-crystal structure corresponding to $5 \sim 100 \text{Å}$, and yet, inasmuch as it is possible to make up so-called micro-channel structure comprising approximately $1 \mu \text{m}$ of channel length as a result of forming layer-laminated structure, the above composition is extremely important in terms of high-speed response capability.

Further, compared to the Hall, inasmuch as mobility of electron in the IGF of the invention is three times greater than that of monocrystal, i.e., being $5 \sim 100$ times the mobility of the Hall, it was quite preferable to provide N-channel-type field-effect

semiconductor device.

Such an intrinsic semiconductor dispensing with addition of divalent impurities such as boron onto its surface belongs to N-type, and thus, by way of adding 0.1 ~ 10ppm of divalent impurities simultaneous with formation of the S2 for use as a P-type or I-type semiconductor, the field-effect semiconductor device IGF may be of N-channel type in order that liquid crystal panel of the invention can be operated by positive voltage.

When using substantially intrinsic semiconductor (being N-type) for making up the S2 (the second intrinsic or N-type or P-type semiconductor) in the field-effect semiconductor device IGF, it is possible to secure enhancement-type operating mode in the case of the P-channel IGF and depletion-type operating mode in the case of the N-channel type IGF.

Likewise, assuming that the semiconductor S2 is intrinsic or P-type, then, depletion type operating mode can be secured from the P-channel IGF, whereas enhancement-type operating mode can be secured from the N-channel IGF.

The field-effect semiconductor device IGF for generating liquid display shown in FIG. 1, enhancement-type is easily operable for selecting picture elements, and thus, enhancement-type operation mode is described below.

When causing the gate electrode to be turned into "1" and also source or drain into "1", this causes current to flow through channel-forming portion (9) to have it turn ON and also causes either or both of the gate electrode and source or drain to be turned OFF if either or both of them were 0.

In the N-channel-type IGF, binary code "1" means 0.5 ~ 10V of positive current, whereas "0" means such a voltage being 0V or below threshold voltage.

In the case of the P-channel-type IGF, polarity of own electrode should be

changed. These logical operations are identically applicable to those embodiments shown in FIG. 1, FIG 2, and FIG. 3 through FIG. 5 as well.

Referring to FIG. 1, in the course of making up peripheral decoder or such a conventional logical element, in FIG. 2(D) and (E), for example, resistor (70) can be determined by vertical-directional resistivity of bulk component of the semiconductor S2 independently of voltage being added to gate. In other words, in such a case in which no gate electrode is provided, those elements S1, S2, and S3 may sequentially be built up. Resistance value may be determined according to design specification based on resistivity and thickness of the S2 and also based on the area of the S2 placed on the substrate.

In the inverter (60) shown in FIG. 1, driver (61) conforms to the structure shown in FIG. 2(D). Load (64) shown in FIG. 1 may comprise an enhancement-type or depletion-type IGF that links either of the S1(15) and S3(13) with the gate electrode (17).

The inverter (60) incorporates an output terminal (62), which may comprise composite structure by way of discretely building up a pair of IGF units on the substrate. Input terminal may be provided in correspondence with the gate electrode (17).

In the vertical-channel-type IGF related to the invention, inasmuch as the semiconductor layers of the S1 and S3 are respectively of P⁺ and N⁺ types, even when light beams irradiate from the upper or lower direction, irradiated beams are fully absorbed without arriving at the S2 via the above structure. This means that the S1 and S3 simultaneously exert light-shielding effect. Because of this, the IGF can perform ON/OFF operation even when a plurality of IGF units have been formed on the glass substrate or even when the IGF dispenses with provision of light-shielding

function in particular. Since it is the object of light-shielding function to effect display by enabling such portion devoid of the IGF to cause light beams to permeate through and reflect against the whole substrate including liquid crystal in the vertical direction, and thus, the light-shielding effect of the IGF itself makes up extremely important characteristic.

This is such a unique characteristic of the invention which has never been conceived in the conventionally known horizontal-channel-type IGF, i.e., thin-film transistor.

FIG. 3 exemplifies another embodiment of the invention according to the manufacturing method identical to the Embodiment 1 shown in FIG. 2.

[Embodiment 2]

FIG. 3(A) is a cross-sectional view in which wiring has been done for the conductive layer (12) on the substrate (1) in the horizontal direction, and likewise, wiring has been done for the gate (17) in the horizontal direction. On the other hand, wiring has been done for the S3(15) in the vertical direction shown in FIG. 3(A). In this drawing, a pair of IGF units (10), (10), are shown, however, both units may be aligned on identical substrate via matrix formation.

The reference numerals shown in FIG. 3 respectively correspond to those identical numeral of the embodiment shown in FIG. 2.

In the manufacturing process, only three kinds (1) \sim (3) of lithographic masks may be used. In order to prevent parasitic capacity from being generated between the conductive layer (17) of the gate and the conductive layer of the S3, silicon oxide (30) shown in the embodiment 1 has been laminated on the S3(15) by $0.3 \sim 2.0 \mu m$. In the manufacturing process, silicon oxide (30) is patterned, and then, S1(15), S2(14), and

S1(13) below the masking silicon oxide are etched, and S1, S2 and S3 are processed into substantially identical form.

[Embodiment 3]

FIG. 3(B) exemplifies another embodiment of the invention. In FIG. 3(B), the first conductive layer (12) incorporating wiring of the IGF (10) being connected to the S1(13) is disposed in the horizontal direction. The third conductive layer wiring (24) connected to the S3(15) via contact (21) is disposed in the horizontal direction. The second conductive layer (17) connected to the gate electrode is disposed in the vertical direction by way of being perpendicular to the drawing. Wiring is effected by separating respective conductive layers from each other via inter-layer insulation material (6).

In FIG. 3(B), the conductive layer (12) disposed on the substrate (1) was subject to patterning via mask 1. Next, the S1(13), S2(14), and the S3(15) were sequentially built up, and then, by way of self-alignment, these elements were respectively etched via mask 2. Next, gate-insulation material (16) was formed, and then, gate electrode (17) and its lead (17) were formed via mask 4. Next, by applying polyimide resin and PIQ, inter-layer insulation material (25) was formed with 0.5 ~ 2.0μm of thickness. Next, contact hole (7) was formed, and then, the third conductive layer (14) for composing electrode and lead to be connected to the S3(15) was formed via mask 5. The above method has proved that triple-layer wiring structure could be manufactured by applying five kinds of mask.

In correspondence with the above embodiment 3, FIG. 4 exemplifies another embodiment of the invention applied to liquid crystal display.

[Embodiment 4]

FIG. 3(C) exemplifies another embodiment of the invention. Concretely, this embodiment shows on the substrate (1) the first conductive layer (12) which has been extended in the horizontal direction (X-direction) shown therein via mask 1. The S3(115), gate-electrode, and lead (17) are respectively shown in the vertical direction (Y-direction) shown in the drawing.

In the IGF (10), the S2 and S3 were respectively formed via mask 2. In the channel-forming portion, gate (17) covering the S2(14) and S3(15) by way of being across them was formed. Lead was formed on the S3(15) in such a portion devoid of the formation of channel in the S2 by applying mask 3.

As has been shown in the above embodiments 2, 3, and 4, in the IGF related to the invention, the gate electrode (17) on the gate-insulation material (16) for forming channel-forming portions in the S1(13) for composing source or drain and also in the S3(15) and S2(14) for composing drain or source could optionally and freely accept designed elements to enable formation of wiring in the X and Y directions. Compared to such a conventionally known IGF incorporating horizontally formed channel, since the semiconductor layers S1, S2, and S3 are sequentially formed via lamination by way of mainly applying plasma CVD process, and yet, since the S1, S2, and S3 are substantially of self-aligned structure, the invention has initiated the above manufacturing method into practical use, and thus, industrial effect brought by the invention is extremely significant.

[Embodiment 5]

FIG. 4 exemplifies another embodiment of the invention reflecting further development from the one shown in FIG. 3(B) using a liquid crystal display.

FIG. 4 shows concrete application of the invention to the 2x2 matrix cell shown in FIG. 1.

In FIG. 4, (A) denotes part of the plan, whereas (B) denotes vertical sectional view along A -A' surface.

In FIG. 4(B), the first conductive layer (23) has been formed on the glass substrate (1) with $500 \sim 3000\text{Å}$ of thickness in the X-direction. The first conductive layer (23) may also be transparent film comprising SnO or ITO(In O + SnO (5%)). Further, the S2(14) and the S3(15) have been formed on the first conductive layer (23). Gate-electrode-lead (17) has been formed in the Y-direction.

Electrode (24) of capacitor (31) filled for liquid crystal against the S3(15) has been formed with transparent conductive film. The other transparent conductive film (27) has been disposed below the upper glass substrate (28). In order that liquid crystal can be oriented to each other at right angle, the conductive layers (27) and (28) have respectively been provided with liquid-crystal-particle-orienting film or orienting process. Liquid crystal (26) has been filled between the two transparent electrodes (27) and (28).

FIG. 4(A)/(B) respectively exemplify the IGF (10) and (10') composing cross points of respective matrixes and the capacitors (31) and (31') respectively being connected to the output terminals of the IGF (10) and (10').

Based on the above arrangement, 1 through 16 units per square millimeter of picture elements can be produced by a single electrode (24) of the capacitor (31). Further, 500x500 flat-surface display can also be produced per $5 \sim 20 \text{cm}^2$.

FIG. 4 solely illustrates such a system in which a single capacitor filled with liquid crystal is connected in series to output terminal of the IGF. At the same time, when another accumulative capacitor (32) for displaying display time is formed in

parallel, this structure looks like the one shown in FIG. 5.

[Embodiment 6]

In order to simplify the drawing, FIG. 5(B) has deleted illustration of the liquid crystal portion (26), the upper electrode (27), and the upper glass substrate (28). It should be understood however that these components can be fabricated based on the known method as was done for FIG. 4.

FIG. 5(A) is a plan of the portion corresponding to an individual picture element. FIG. 5(B) is a vertical sectional view along A-A'. FIG.5(C) is a vertical sectional view along B-B'. The reference numerals shown in said drawings correspond to each other. As is apparent from the form of the IGF (10) shown in FIG.5(C), orientation to the IGF (10) has been effected by applying FIG. 3(A) shown in the embodiment 2 as the main element.

One of the electrodes (24) of the capacitor for liquid crystal display is linked with the S1(13). However, its structure differs from the case in which the electrode (24) is linked with the B3(15) shown in FIG. 4.

At the same time, the S1(13) makes use of the transparent conductive film (23) formed below the S1(13) and the second transparent conductive film (37) being the ground potential as the electrode secured on the gate insulation material (32) simultaneous with disposition of the gate electrode (17), whereby making up such a capacitor (32) to be closer to parallel so that it can be instrumental to extend display duration of liquid crystal display. In terms of circuit configuration, the above-cited electrode corresponds to the capacitor (32) shown in FIG. 1 via broken line. By virtue of the provision of the above-specified capacitor (32), even though the activated duration of the IGF may be in a range of 10 ~ 100µsecond, duration of liquid-crystal

display can be prolonged to $1 \sim 100 \text{msecond}$ by way of providing after-glow characteristic. The above capacitor provides $10' \sim 10"$ of the number of the picture element. Even when scanning speed has reached $0.1 \sim 100 \mu \text{second}$, eyes of the viewer can be saved from incurring fatigue, thus providing usefulness.

The capacitor incorporating the above-cited accumulative capacity was made from the same material as that of the gate-insulation material (16), and thus, it was possible to fabricate this capacitor without necessarily adding any particular processing step to the identical batch lot. However, in order to raise the capacity with a small area, instead of silicon oxide, any ferrodielectric substance such as titanium dioxide, tantalum oxide, or the like, may be used.

The other electrode (24) electrically being connected to the S1(13) according to the invention is secured via an electrode-hole (39). In this case, it is suggested that inter-layer insulation material comprising polyimide film or PIQ be formed on the IGF (10) by $1 \sim 3\mu m$ of thickness on the continuous basis via lithographic technique. In conformity with design specification, this electrode (24) determines magnitude of each picture element. In the case of calculator, this electrode corresponds to $0.1 \sim 5.0 mm$ of segment or a rectangular segment or a numerical segment. However, in such a system for composing scan-type matrix like the one shown in FIG. 1, it is suggested that matrix be formed by 500×500 for example based on the matrix unit ranging from 1 to $50 \mu m$. In the liquid-crystal display, by forming liquid-crystal-particle orienting film on respective electrodes by applying transparent electrode made from SnO_2 film, the upper electrode and the other electrode were oppositely disposed. Then, nematic-state liquid crystal (26) was injected between them to complete formation of the liquid-crystal display.

The above liquid-crystal display may be shown via coloration. Further, for

example, those picture elements may be composed by way of triply being superposed. In this case, red, green, and yellow elements be arranged alternately with each other.

As is apparent via FIG. 5 and FIG. 6, the invention is characterized by provision of a plurality of field-effect semiconductor devices IGF, capacitors, resistors on the substrate (1) or simultaneous provision of the sandwiched-structure flat-surface panel for the liquid-crystal display device.

Further, as is clear from the drawings, when "0" condition is entered by irradiation of light beams onto the IGF (110) against light being irradiated from the upper side, probable leakage of light is automatically prevented by function of the S3 and S1 layers as another feature of the invention.

Further, unlike the conventional arts, it is a distinctive feature of the invention that the IGF has been formed by way of layer-lamination on the insulation substrate via total isolation from other picture elements. Particularly, the fact that all the processes could be effected at temperature below 600°C, in particular, below 300°C proves such a distinctive feature, whereby the above-referred panel can hardly be affected by thermal distortion even when the panel is provided with a substantial area.

Further, the semiconductor devices according to the invention mainly comprise non-monocrystalline structure. In particular, it is another distinctive feature of the invention that the semi-amorphous semiconductor based on such a structure being intermediate between amorphous composition and monocrystalline composition is fully stable against thermal energy up to 600° C.

In particular, the semi-amorphous semiconductor SAS is substantially such a non-monocrystalline semiconductor incorporating such lattice distortion based on sizable microcrystalline structure ranging from 10Å up to 100Å. In the production stage, even when utilizing 500kHz ~ 3GHz of inductive energy, a maximum of 300℃

of temperature is sufficient. Further, the SAS contains such a physical characteristic in which diffusible length of electrons and Hall is $100 \sim 10^3$ times greater than that of amorphous silicon. Inasmuch as the inventive IGF has been formed based on such a structure in which the above-specified non-monocrystalline semiconductors have been laminated on a substrate, and yet, since current flows through the IGF in the vertical direction, it is practicable to manufacture such a micro-channel-type IGF incorporating $0.1 \sim 1.0 \mu m$ of the channel length without applying high-precision photo-lithographic technique. The above achievements distinctively feature the invention.

Further, according to the invention, availing of specific characteristic of the IGF featuring semi-amorphous semiconductor SAS, threshold voltage (V) of the IGF is not controlled by the ion-injection doping, but it is controlled by the amount of impurities and high-frequency power added to the S2 semiconductor, thus also featuring the invention.

As a result, resistance against 20 ~ 30V of voltage, $V_G = -4$ ~ 4V could be subject to control in a range of ± 0.2 V. Further, despite of using non-monocrystalline semiconductor corresponding to 1/5 ~ 1/50 the conventional mono-crystalline insulation-gate type semiconductor device, inasmuch as frequency characteristic conforms to micro-channel comprising 0.1 ~ $1.0\mu m$ of channel length, the IGF according to the invention was fabricated.

In regard to inverse-directional leakage, by way of inserting $10 \sim 40\text{Å}$ thick silicon nitride (Si₃N_{4-x} ($0 \le X < 4$)) between the S1 and the S2 shown in FIG. 1, even when adding 10V in the inverse direction, leakage from N⁺IP⁻ junction or P⁺IN⁻ junction was less than 1 μ A. This result was quite desirable being comparable to the inverse-directional leakage of monocrystal.

After adding 2 ~ 20mol% of oxygen or nitrogen and 5 ~ 30mol% of carbon to

the S1 or S3 semiconductor, in the structure shown in FIG. 2, like the above case, inverse-directional leakage was negligible, and yet, in the course of etching the S2 and the S3 semiconductor, the S1 semiconductor was prevented from excessively being etched, thus proved to be desirable in the processing effect. Compared to the case of deleting addition of the above-cited elements, the low-leakage property proved to be of less leakage by $1/10 \sim 1/10^2$. As a matter of course, the minimum leakage is quite effective when implementing the matrix structure shown in FIG. 1.

In such a case in which the layer-built-type S1, S2, and S3 were respectively fabricated by solely applying amorphous silicon semiconductor, after adding 10V of inverse-directional bias current, it was found that more than 1mA of inverse-directional leakage was generated. After replacing the above amorphous silicon semiconductor with the semi-amorphous semiconductor SAS, inverse-directional leakage was lowered to $5 \sim 50 \mu A$. This is because of the following reasons: i.e., impurities comprising boron or phosphorus doped in P or N type semiconductor of the S1 and S3 were oriented to the substitutive type, and thus the ionization coefficient was raised above 4N being identical to monocrystal, and yet, even the activating energy was lowered to $0.005 \sim 0.001 \text{eV}$ below $0.2 \sim 0.3 \text{eV}$ of activating energy of amorphous substance. Electrical conductivity was also promoted quite significantly to a range of $10^{-2} \sim 10^{+1}$ (Ωcm)⁻¹ against $10^{-5} \sim 10^{-3}$ (Ωcm)⁻¹ of the electrical conductivity of amorphous semiconductor.

Because of the above reasons, once-oriented impurities did not diffuse outwardly, and as a result, junction was finely completed.

Further, by virtue of the provision of layer-built-type IGF units, the invention has made it possible to fabricate a plurality of IGF units, resistors, and capacitors, on a substrate, in particular, on an insulation substrate. Further, it has also become

possible to have the inventive semiconductors develop novel liquid crystal display device.

The invention has utilized silicon for composing semiconductor and also silicon oxide or silicon nitride for composing insulation material. However, it is also possible to make use of germanium, or Si_xGe_{1-x} (0 < x < 1), or BP, or GaAS, for composing semiconductor.

Further, needless to mention that in the case of non-monocrystalline semiconductor, in place of the semi-amorphous semiconductor, either the amorphous semiconductor or so-called polycrystalline semiconductor comprising $50 \sim 5000 \text{Å}$ of crystalline particle diameter may also be used.

4. BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 designates an equivalent circuit based on matrix structure comprising insulation-gate-type semiconductor devices, inverter resistors, capacitors or insulation-gate-type semiconductor devices and capacitors respectively functioning as picture-elements according to the invention;
- FIG. 2 is a vertical sectional view of the layer-built insulation-gate-type semiconductor device and explanatory of manufacturing processes according to the invention;
- FIG. 3 exemplifies another semiconductor device according to the invention; and
- FIG. 4 and FIG. 5 respectively exemplify semiconductor devices for composing flat-surface display integrally comprising layer-built-type insulation-gate-type semiconductor devices and capacitors or liquid-crystal according to the invention.

DIALOG(R)File 352:DERWENT WPI

(c) 2000 Derwent Info Ltd. All rts. reserv.

003631309

WPI Acc No: 83-H9512K/198324

Semiconductor display driver - has vertical type insulated gate

transistors formed in insulating substrate, and capacitors provided on

substrate NoAbstract

Patent Assignee: HANDOTAI ENERGY KENKYUSHO KK (SEME)

Number of Countries: 001 Number of Patents: 001

Patent Family:

Patent No Kind Date Applicat No Kind Date Main IPC Week

JP **58074080** A 19830504 198324 B

Priority Applications (No Type Date): JP 81174121 A 19811029

Patent Details:

Patent Kind Lan Pg Filing Notes Application Patent

JP 58074080 A 11

Title Terms: SEMICONDUCTOR; DISPLAY; DRIVE; VERTICAL; TYPE; INSULATE; GATE;

TRANSISTOR; FORMING; INSULATE; SUBSTRATE; CAPACITOR; SUBSTRATE;

NOABSTRACT

Derwent Class: T04; U11; U13; U14

International Patent Class (Additional): H01L-021/20; H01L-029/78

File Segment: EPI

DIALOG(R)File 347:JAPIO (c) 2000 JPO & JAPIO. All rts. reserv.

01136680 **Image available**
MANUFACTURE OF SEMICONDUCTOR DEVICE

PUB. NO.: 58-074080 [JP 58074080 A]

PUBLISHED: May 04, 1983 (19830504)

INVENTOR(s): YAMAZAKI SHUNPEI

APPLICANT(s): SEMICONDUCTOR ENERGY LAB CO LTD [470730] (A Japanese Company

or Corporation), JP (Japan)

APPL. NO.: 56-174121 [JP 81174121]

FILED: October 29, 1981 (19811029)

INTL CLASS: [3] H01L-029/78; H01L-021/203; H01L-029/04

JAPIO CLASS: 42.2 (ELECTRONICS -- Solid State Components)

JAPIO KEYWORD:R020 (VACUUM TECHNIQUES); R097 (ELECTRONIC MATERIALS -

Metal Oxide Semiconductors, MOS)

JOURNAL: Section: E, Section No. 188, Vol. 07, No. 166, Pg. 136, July

21, 1983 (19830721)

ABSTRACT

PURPOSE: To allow to obtain a flat TV solid-state display substituted for a CRT, by laminating the first, second and third semiconductors in the same shape on a conductive layer of a substrate and forming a gate insulator and a gate electrode on the surface thereon.

CONSTITUTION: A conductive layer 12 (semiconductor 2) is formed on an insulating substrate 1 into an arbitrary shape and etched by a mask. Further, semiconductors S13, S24 are formed on the conductive layer 12, and S35 of the same conductive type as S13 is laminated thereon. Thereafter, on the entire surface of S1-S3, an insulating film 6 is formed particularly on the side surface of S214 as the gate insulating film 16. This insulating film 16 is formed simultaneously for the isolation of S113, S315. Further, an electrode hole 8 for the insulating film 16 and an electrode hole 7 for the S315 are formed, and a semiconductor layer joining to the gate electrode is laminated again. Next, the gate electrode 17 is provided in lamination on the insulating film 16 in a transversal direction and is simultaneously wired onto the other field effect semiconductor device, a capacitor and a resistor in close contact on the insulator via electrode holes from S113, S315.

49 日本国特許庁 (JP)

1D 特許出願公開

[©] 公開特許公報 (A)

昭58-74080

Mnt. Cl.3 H 01 L 29/78

21/203

// H 01 L 29/04

識別記号

厅内整理番号 7377-5F 7739-5 F

43公開 昭和58年(1983)5月4日

発明の数 1 審査請求 有

(全 10 頁)

9半導体装置作製方法

20特

願 昭56-174121

②出

昭56(1981)10月29日

⑫発 明 者 山崎舜平

東京都世田谷区北烏山7丁目21

番21号株式会社半導体エネルギ 一研究所内

伊出

人 株式会社半導体エネルギー研究

東京都世田谷区北烏山7丁目21

番21号

細

1. 発明の名称

半導体装置作製方法

2. 特許請求の範囲

- 1. 蓋板上の第1の導電層上に第1の半導体 第2の半導体をよび前記第1の半導体と同 一導電型の第3の半導体を積層して形成す る工程と、前記第1の半導体と概略同一形 状に前記第2かよび第1の半導体を形成す る工程と、前記第1、第2、第3の半導体 表面上に絶象物を形成する工程と、前記第 2の半導体の側部のゲイト絶縁物上にゲイ ト電極を形成する工程とを有する絶縁ゲィ ト型電界効果半導体装置を基板上に形成す ることを特徴とする半導体装置作製方法。
- 2. 特許請求の範囲第1項において、第1の 導電層上に絶録物を形成する工程と、該絶 録物上にゲイト電極と同一主成分材料より なる電極を形成することにより、キャパシ

タを基板上に形成することを特徴とする半 導体装置作製方法。

3. 発明の辞細な説明

本発明は基板上にたてチャネル型の積層型の 絶録グイト型半導体装置を設けた半導体装置を よびその作製方法に関する。

本希明は基板上の積層型の絶線ゲイト型電界 効果半導体装置のソースまたはドレインに運結 して、または若板上にキャパシタを有せしめた 半導体装置に関する。

本発明はかかる複合半導体装置をマトリック ス構造に基板上に設け、液晶表示型のディスプ レー装置を設けることを特徴としている。

本発明は平面型の固体炎示装置を設ける場合 平行なガラス板内に餡座を設けて、この逞極間 に 被 晶を注入した液晶 表示装 微が知られている。

(1)

しかしこの場合、この の金素数は20~200 までが限界であり、それ以上とする場合はこの表示部より外にとり出す場子が絵系の設だけ必要になつてしまりため、全く実用に供するとができなかつた。このためこの表示させ、それをマトリックス得成させ、役の絵楽を制がしてオンまたはオフな必要としていた。そしては、その絵楽に対応した電界効果半導体装置(IGPという)を必要としていた。そした設案をオンまたはオフさせたものである。

本発明のたてチャネル型 IGF および液晶ディスプレーへの応用は、本発明人の出風になる特許 関(絶縁ゲイト型電界効果半導体装置をよび その作製方法 特額昭 56—001767 号 および 複合半導体装置 特銀昭 56—001768 号 昭和 56 年 1 月 9 日出劇)にその詳細が示されている。本発明はこれをさらに発展させたものである。

(3)

かくすることにより、本発明をその設計仕様 に基いて組合わせることによりブラウン管に代 わる平面テレビ用の固体表示装置を作ることが できた。

さらにカリキュレータ用の表示装配は10~10 ケの絵案を用いればよく、TV用には10~10個例をは25×10個の絵案を同一基板に設け、か つその周辺に必要なデコーダおよびドライバー を同時に形成させたIGP、インバータ、延抗を 用いて作ればよいことがわかる。

以下にその実施例を示す。

実施例1

第2図は本発明の積層型 IGP のたて断面図か よびその製造工程を示したものである。

図面において絶象基板例えばガラスまたはア ま1・1を4(5・1・4m4を以近に次による金銭、2m3mc ルミナ語板上にPまたはN型の等に型を有する 第1の半等体(2) (以下単にロンセック) を形成 した。この (2) を 10 フォトマスク ① を用い て任選の形状にパターン形成し、例えば (4) 方向

で行うなと思いてきまというという

第1図にかいてマトリックス(40)はひとつの IGP(10)とひとつの被晶が充填された C(31)かよ び必要に応じて設けられた段光性を有せしめる ための C(32)によりひとつの絵葉を構成させて いる。 これを行に(51), (51)とピット線に連結し 他方ゲイトを連結して列(41), (41)を設けたもの である。

すると例えば(51), (41) を´1' とし(51), (41) を´0' と すると、 (1, 1) 番地のみを選択してオンとし、 は気的に C (31) として等価的に示される液晶表 示を選択的にオン状態にすることができる。

本発明は同一選板上にデコーダ、ドライバーを解成せしめるため、他の絶縁ゲイト型半導体装置(50) かよび他のインバータ(60)抵抗(70) を同一選板上に設けることを目的としている。

(4)

この半導体は若板上にシランのグロー放電法またはアーク放電法を利用して室温~40℃の 温度にて設けたもので、非品質(アモルファス) または 5~1004 の大きさの波結品性を有する半

特高昭58-74080(3)

さらに第1図にかいてスクリーン印刷法また は写真触剤法によるいわゆるリングラフィー技 術によりマスク②を用いて B3 を選択的に除去 し、さらにこの B3 をマスクとして B2 を除去し て B2 と B3 とを疑略同一形状に作みした。この 時第1の導達層を選存させることが重要である。 この時第1の導達層を選存させることが重要である。 この時第1の導達層を選存させることが重要である。 この時第1の導達層を選択的に除去してもよい。

この 83(5)の上に第2図図においてさらに寄生 容貴を少くするため、厚い絶談謨を LPCVD 法 (改圧気相法)またはプラスマ CVD 法により

(7)

まう可能性が大きい。このためこの絶験には、 記化 理業(81kk、05x<3)または炭化産業(81xC~ 05x<1) 特を用いることがきわめて重要である。 このため強化産業級を作るには以下の如くにし た。すなわち、シラン(61kまたは81k)とマイ クロ波(2・45GHs 50~500W出力)によりイオ ン化されたアンモニアまたは窒素を理化物気体 ・窒化物をサ・1:20~1:5000として0・1~0・5torr に保持された反応炉内に導入し、この反応炉内 に200~500℃代設的には300℃に反応炉の外づ より加熱された基板上に13・56MHs の第2の高 周夜プラズマ(5~50W出力)を加えた2段のア ラズマCVD 法を用いた。

かくすることにより、半球体将に 8 2(14 の 的周辺上には、この非単語 4 半導体が脱水米化等により劣化することのない低温 (200~400°C) でゲイト 絶縁 灰を 200~1000 A の厚さに形成せしめることができた。 乳化物気体をマイクロ波 (50~300 W) により励起することにより、十分にイ

0.3~1月の以 被化亞減級を形成しておいてもよい。またこの83上に Mo. W. Mo.81, W.81 がの導電付を 0.2~0.5月形成し、さらにその上に 810 を 0.3~1月とさせて 83 の終電率を向上させることはマトリンクス化に有効であつた。

また第2図(C) K おいて間面は悲板(1) 装面上に 軽直に形成してもよいが、台形状にテーパェッ ナをして、さらK 最后されるゲイト電極の段差 部での良切を除去することは効果的であつた。

特に基板がガラスであつた場合、その中に含まれるナトリューム等の可動イオンが長時間の うちにこねゲイト 超級 駆中に拡散していつてし

オン化すると、会合していたシランの内部にも 被膜形成時にこの窒素が含役されるため、一般 にいわれるヒステリシス特性等がみられず、さ らにナトリューム等に対してもマスク性を有す る好ましい絶数被膜であつた。

また 8ixCn (0 ≤x < 1) に関しては、絶談体とする於にプラズマ CVD 供を用い、 TMS (テトラメチルシラン) (S1 (CD)) による炭化医素またはアセチレン (CD) による炭素をプラズマ CVD 法(0・1~1torr 岩板温度 200~400°C) によりこのエネルギバンド巾 2・5~3・5eV を形成させることができた。

かくの如く患板をガラスとする場合、形成温度を 200~400°C とした半導体かよび基板を劣化させないことを考えると、ブラズマ CVD 法により 窒化珪素 または 炭化珪素 はきわめて 有効なゲイト絶紋膜であつた。

このゲイト絶録與例は同時に 8103, 8305のアイソレイション用複毀としても形成せしめた。

特局昭58-74080(4)

さらに第2回の)に示さます。 クラフィー技術のにより、この絶数度時に対し 世面穴(8)を、83位のに対し電気穴(7)を形成し、 ゲイト電極に連結する金属または半導体様(P^{*} またはずの導発型の基素半導体または 8ng ITO 等の辺明導電線)を再度積層した。

第2図D)のたて断面図のA — A を模方向より みると第2図図として示すことができる。音号 はそれぞれ対応している。

この発明においてチャネル長は 8 204 の厚さで 次められ、ここでは 0.3~3 4 代談的には 1 4 と した。それは非単結晶半導体の移動度が単結晶 とは異なり、その 1/5~1/100 しかないため、 チャネル長を短くして IGP としての存性を助長 させたことにある。

BASにかいては、電子のベルク容勤度が10~500cmV/8と1/3~1/10であるのに対し、ホールのそれは0.5~100cmV/8と1/5~1/100である。しかしそれにアモルファス定業が選子0.01~1.0cmV/8、ホールは0.001cmV/8以下に比べて10~10倍も長いことを考えると、本範囲の半導体接置に5~100Aの大きさのマイクロクリスタル構造を有するBABを用い、さらに

を図的に 導入しない 実質的に真 等度は不紹復 性の半導体において得られた。 しかし実性 (ホ ウ素により中和した活性化エネルギが Bg/2 に たつた均合)にかいては、逆にホールの移動歴 がきわめて大きくなり、これらを組合わせてエ ンヘンメンス型またはデイブレッション型のw またはアチャネル IGPを作ることができた。と の 8A8 は俗子瓷を有するとともに、 0.1~5 モ ル豸の磯底を有する不対結合手の中和用に水業 を有しており、この水素の脱ガスを妨ぎ、かつ 基板と半導体、電極・リード等が異機材料の界 面における無影膜によるストレスを少くするた め、すべての処理を 200~600°C 好ましくは 200~350°C、代表的には 30dc でするとよかつ た。

またゲイト電極切を 81、83 と同一導電型の 半導体 かよびそれに Mo 等の金属を二重調造と した多層配線構造でもよい。

かくしてもせいのマスクにより、ソースまた 02

積層型にすることによりチャネル長が1μ程度 といわゆるマイクロチャネル構造とすることが できるため、高速応容性においてきわめて重要 である。

さらに本発明のIGPにおいて、電子移動度がホールに比べて単钨晶の3倍よりも大きく、5~100倍もあるためドチャネル型でするのがきわめて好ましかつた。

また82 にはホウ素等の『価の不純物を表面部に添加しない其性半導体はN型であるため、これを82 の形成時に同時に 0.1~10 PPM 統加してP型または『拠半導体として用いることは本発明の液晶パネルを正の選圧で動作させるためのNチャネル IGP としてもよい。

かくの如くして得られた IGP は B2 に失貨的 に 真性の半導体(N 辺となつている)を用いる と、 P チャネル IGP においてはエンヘンスメン ト型、また N チャネル IGP においてはディブレ ンション型の効作モードを得ることができる。

特周昭58-74080(5)

またこのB2を其性また ると、PナヤネルIGFにかいてはデイブレッ ション型、BナヤネルIGFにかいてはエンヘン スメント型の動作モードを得ることができる。 第1図の液晶表示を得るためのIGFとしては

ا الله الله المنظمة مهومية والمعارد العالم المنظمة المنظمة المنظمة المنظمة المنظمة المنظمة المنظمة المنظمة الم - المنظمة المن

第1図の液晶製示を得るためのIGPとしてはエンヘンスメント型がその絵葉を選択する場合 他いやすいため、簡単にエンヘンスメント型の動作をする場合につき示す。

ゲイトは他を'1'、ソースまたはドレインを'1' とすると、チャネル形成領域(9)を配施が流れオン状態を、またそれぞれ一方または双方が 0 な らばオフ状態を作ることができた。

'1'は N チャネル型 IGP では正の 0.5~10V の 電流を、 0 は 07 またはスレッシュホルド電圧 以下の電圧を意味する。

アチャネル型 IGF はその電気の 極性を変えればよい。 これらの論理系は第1 図、第2 図においてもまた以下の第3 図~第5 図の本発明の実施例にないても同様である。

ás)

されても、それぞれは 81、83 の半導体層が P「または B」となつているため、この光を十分吸収してしまい、82 K到達させたい構造のいわゆる 81、83 が光のしゃへい効果を同時に有する。このためガラス基板上にこの IGP を複数ケ作製しても、特にこの IGP に光のしゃへいを施さなくても OI。OPP 動作をさせることができ、この効果は IGP のない領域が光を液晶を含む基体全体に対し上下方向への光の透過、反射をさせることにより表示を行うことを目的とするものであるため、特にこの IGP 自身のしゃへい効果はきわめて重要な特徴を有する。

とれは従来より知られた棋チャネル型の IGP (海殿トランジスタ)にかいては全く考えられなかつた特徴である。

第3図は第2図に示した実施例1を同様の製造方法に従つて作製した本発明の他の実施例を示す。

奥施例 3

また第15 いて周辺のデコーダまたは一般の論理案子を作ろうとする時、例えば抵抗(70)は第2回(1)。例にかいてゲイトに加える電圧に無関係に82のベルク成分のたて方向の抵抗率で決められる。すなわちゲイト電極を設けない状態で81、82、85を後層すればよい。またとの抵抗値は82の抵抗率とその厚さ、基板上にしめる面積で設計仕様に従って決めればよい。

transfer of the day but a production of

第1図のインペータ(60)においてドライベー (61)は第2図凹とし、さらにそのロード(64)は 81頃、85頃の一方とゲイト電極切との連結させるエンヘンスメント型またはデイブレッション 型の IGF として設ければよい。

さらにこのインペータ(GO)の出力は(Gのよりなり、この基板上に難聞して2つのIGFを積層して複合化すればよく、入力部はゲイト電極切に対応して設ければよい。

本発明のたてチャネル型 IGP においては、もし光がこの IGP の上方向または下方向から照射

₫**₽**

第3 図(4) は基板(1) 上の導電層的が模方向にその配線がなされ、またゲイト的も同様に横方向になされ、他方 8 3 伯が図面に垂直方向に配線がなされた場合である。図面においては IGP (10) (10) の 2 つが示されてあるが、マトリックス化して 10~10 ケを同一基板に配列せしめてもよい。

図面においてその番号は第2図の実施例に対応している。

その製造においては、リソグラフイー用マスクは①~⑤と3種類のみでよい。ゲイトの導電層の発生を 質切と83頃の導電層との間に寄生容量の発生を 防止するために実施例1にて示した酸化産業(30) が83頃の上に0.3~2 p の厚さに費層させている。製造はこの酸化産業(30)をベターニングし さらにこの酸化産業をマスクとしてその下の 81頃、82頃、81頃をエフチングして81、82、83 を概略同一形状に形成させればよい。

実施例3

(LE)

第3因例は本発明の他 Q4 単例を示す。

図面にかいて፤ アなのの が自2日に決益し た第1の半電層似が横方向、また B 509K コンタ クト付とドより連結した第3の導電層配線付が 横方向、またゲイト電極に連結した第2の導電 層切が図面に垂直にたて方向に設けられ、各導 電層間を層間絶縁物(6)。俗により離間して配扱 せしめたものである。

図面にかいては基板印上の導電層的を印のマ スクドよりペターニングし、8103 8204 8309を **稜層してセルフアライン的に②のマスクにより** エフテングした。またゲイト絶景物仰を形成し た後、その上にゲイト電極切、そのリード切を ⑥により形成した。加えて層間絶縁物的をポリ イマド樹脂、 PIQ 等により 0.5~8 p の厚さに 形成した後、コンタクト穴例を作り85억に連結 した電極・リードを構成する第3の導電層はを マスク⑤により作製し、3層配線が5種類のマ スクドより作製が可能であることを示したもの

49

の要素を全く自由に受け入れてエ方向、エ方向 に配縁形成せしめることが可能となつた。これ は従来より知られた模方向にテャネルが形成さ れるIGIに比べて、プラズマCVD法を中心と して半導体層 81、82、83 を顧次費層して形成 していく構造を有するとともに、81、82、83 は 実質的なセルフプライン構造であるために初め て可能になつたもので、その工業的効果はきわ めて大きい。

突 施 例 5 ·

第4図は第3図回をさらに発展させた本発明 の他の実施例を示したもので、液晶ディスプレ イに用いたものである。

第 4 図は第 1 図に示された 2×2 のマトリック スセルド本発明を適用したものである。

図面にかいて仏はその平面図の一部、6)は A ープ面におけるたて断面図を示す。

第6図印にかいて、ガラス基板印上に第1の 導電層図が 500~50004 の浮さに工方向に形成 てわる。

との実施例

対応して第4図が放品ディスプ レイド用いた本発男の他の実施例を示している。 第3図(0)に本発明の他の実施例を示す。 すな わち芸板(1)上に第1の導電層似をマスク①によ り図面で横方向 (エ方向) に延在した形状に示 した。また85時、ゲイト電極・リード切は図面 で垂直方向(I方向)に示されている。

これは IGT (10) ドかいて 82、83 をマスク②ド より、テヤネル形成領領においてまたこの 8204 83四をまたぐ如くにしてみかつたゲイト切を加 えてまた82化チャネルを形成しを倒坡にない ては8309上にリードをマスク圏により作つたる のである。

以上の実施例2.3.4に示される如く、本 発明の IGP はソースまたはドレインを構成する 81は ドレインまたはソースを構成する 83的を よび B 204 K ナヤネル形成領域を形成するゲイト 絶量物码上のゲイト電産切が任意にその設計上

(20)

されている。とれはネサ (810) または 110 (InQ+8n0,(5利)を用いた透明膜であつてもよ い。さらにこの上に 8204、83的が 7 方向に形成 されている。またゲイト電極リード切はT方向 K形成されており、 8309K対し液晶用充填され たキャペシタ(31)の電極似が透明導電膜により 形成されている。上側のガラス基板四下面にも 他の透明導電膜切がある。との導電層切。似は 互いに直角にて被晶が配向するように被晶分子 配向膜さたは配向処理がなされている。との2 つの透明の電極句。例の間に液晶のを充填させ ている。

各マトリンクスの交点を構成するIGF例えば Qの, Qのとその出力に速結するキャペショ(31) (31)が第1図に対応して第4図(4)。回に示して いる。

かくすることにより、ひとつの絵葉すなわち キャペシタの電極的で作られる絵楽が 1回ごあた り 1~18 個も作り得ることができ、また 500×500 विकास व

第4回はこのIGPの出力には液晶が充填されたひとつのキャベショが直列接続されたの今であったが、同時にこの表示時間を表示するための44 用キャベショ(33)を並列して作ると第5回に示す如くになる。

突施例 6

第6図は第4図で示した液晶部的、上側電極 の、上側ガラス差板部が図面の簡略化のため省 略したが、この部分は第4図と同様公知の方法 で作製すればよい。

第 5 図(4) はひとつの絵葉に対応する領域の平面図、(4) は A — A でのたて断面図、(4) は B — B でのたて断面図をそれぞれ番号を対応させて示してある。第 5 図(c) の IGP (10) の形状より明らかな如く、この IGP への配向は実施例 2 ド示した第 5 図(4) を主要素として用いたものである。

被品表示用のキャペシメの一方の常抵はは

93

め、金化豆業ではなく酸化チタン、酸化タンタ ルその他強誘電体を用いてもよい。

本発明における81억に電気的に連結された 他の電極似は電框穴(39)を介して設けられてい る。これらIGPQO上にポリイミドまたはPIQ 等の層間差級物を1~5≈の厚さに設け、それを 選択的にリングラフイ技術により設ければよい。 この電医はが設計の仕様に従ってひとつの絵芸 の大きさを決定する。カリャユレータ等にかい ては、0.1~5円置またはく形、数字の1セグメ ントに対応している。しかし第1図の如き走査 型のマトリフクス構成をさせる方式にかいて、 1~50gをマトリックス状として例えば 500×500 とすればよい。液晶表示部はこの電板の上方と 他方をネサ膜等の透明電極鍵をそれぞれの電極 に被晶分子配向膜を形成させて有せしめて対抗 配置させ、そとに例えばネマチック型の液晶質 を住入して設けた。

またとのデイスプレイをカラー表示してもよい。さらに例えば、これらの数素が三重に重ね

特度昭58-74080 (ア) シック、第4回の日本のの309と

81時と送前 かり、据4回の場合の85時と 送前した場合とその構造を異ならせている。

またこの苦穣容量のキャパシタはダイト絶級 物明と同一材料としたことにより、同一パッジ 式に何らの新たな工程を必要とせず作ることが できた。しかしこの容量を小面積で増加するた

20

合わされて作られてもよい。そして赤緑黄の3 つの要素を交互に配列せしめればよい。

第 5 図、第 6 図で明らかな如く、本発明は基板(1)上に複数の IGP、キャパシメ、抵抗または同時にサンドウインチ構造として被晶表示の平面パネルを設けたことを特象としている。

さらに図面より明らかな如く、上方よりの光 無射に対して、IGP(10)に光が無射しての状態 の時リークしてしまうことが 83、81 により自動的に防止されていることを他の特徴としてい

加えて従来と異なり、絶縁基板上に完全に他の飲素とアイソレイトしてIGPを役借型に設けていくことはきわめて大きな特徴であり、特にこの全行程を doo'd 以下特に 300'd 以下の設度で作ることが可能であることは、このペネルが大面積としても熱盃の影響を受けにくいという大きな特徴を有している。

加えて本発明の半導体は非単結晶構造を中心 24 さしてかり、特に SAS というアセルファスと単 お品との中間構造でもつで、この GOOG までの 熱 エネルギに対して安定をことは本発明の他の特 数である。

a de la desta de la composición de la c La desta de la composición de la compo

特にこの 8A8 は 10~100A の大きなマイクロクリスタル構造の格子盃を有する非単結晶半導体であり、その製造には 500KH 5~3 GH 5 の前導エネルギを使つても温度が 300位 までで十分であり、加えてその電子・ホールの拡散長が了り物性の特性を有している。かかる非単結晶半導体をありて表層である。かかる非単結晶半導体を基板上に積層する構造により IGP を設けたことで電流がたて方向に流れるため、チャネル長が 0.1~1 5 0 マイクロチャネル型 IGP を高程度のフォトリングラフィ技術を用いずに作ることがである。

さらに本発明にかいてIGFとしての特性は、 BASの特性にかんがみ、そのスレフシュホール

囟

ると、第2図に示した構造にかいては同様に逆方向にリークが少なく、また 82、83 のエフチングの際、81 をオーベーエフチしてしまうととを防ぎ、プロセス上も好ましかつた。この低リーク特性は無添加の場合に比べて 1/10~1/10 倍もリークが少なかつた。このリータが少ないことが第1図のマトリンクス構造を実施する時きわめて有効であることは当然である。

さらにこの逆方向リークはこの積層型の 81、82、83 をともドアモルフアス産業の半導体のみで作つた場合、逆方向メイヤスを 10 V 加えると 1mA以上あつたが、これを 8A8 とすると 5~50 pA にまで下つた。それは 81、83 の P'または 1 型の半導体にかける B P の 不純物が 置換型に配位し、そのイオン化率が単結晶と同じく 6 B 以上となつたこと、かよびその活性化エネルギもアモルフアスの場合の 0.2~0.3 • V より 0.005~0.001 • V と小さくなり、電気伝導度 8 A8 の 10~10 (acm) に対し 10~10 (acm) とき

ト電圧 (V.) は何えばドープをイオン注入法で行なうのでは、82 に影加する不純物の影加量と加える高周波パワーにより制御する点も特徴である。

そのため耐圧 20~30V、V、--6~6V を±0.2V の範囲で制御できた。さらに周波数特性がチャ ネル長が 0.1~1F のマイクロチャネルのため、 これまでの単結晶型の絶縁ゲイト型半導体装置 の 1/5~1/50 を非単結晶半導体を用いたのに もかかわらず、得ることができた。

また逆方向リークであるが、第1図に示すようを81と82との間に選化珪素 (84以 (0公4))を10~40 A の厚さに挿入することにより、このB I P 接合または P I B 接合のリークは逆方向に10Vを加えても1pA以下であつた。これは単結晶の逆方向リークに匹敵する好ましいものであつた。

また 81 または 83 に例えば選案さたは登案を 2~20 モルダ、また炭素を 5~30 モルダ 添加す

28

わめて大きくなつたことにある。

とのため一度配位した不純物が積層中ドアゥトデイフュージョンせず、結果として接合がきれいにできたことによる。

さらにかかる後層型のIGPのため従来のよう に高精度のフォトリングラフイ技術を用いると となく、基板特に絶象基板上に複数個のIGP、 抵抗、キャパシタを作ることが可能になつた。 そして液晶表示デイスプレイにまで発展させる ことが可能となつた。

本発明における半導体は珪素、絶象体は酸化 珪素または登化珪素を用いた。しかし半導体と してゲルマニューム、 BixGen (O<x<1)、BR Gals 等を用いてもよい。

また非単結晶半導体において BAB ではなくアモルフアスまたは結晶 拉径が 50~5000A の大きないわゆる 多結晶 半導体であつてもよいことはいうまでもない。

· 大非學院易學等体化をいて 0±0 ではなくす

4.図面の簡単な説明

第1回は本発明による絶象ゲイト型半導体装置、インペータ抵抗、キャペシタまたは絶鉄ゲイト型半導体装置とキャペシタとを設案としたマトリンクス構造の等価回路を示す。


第2図は本発明の設度型絶録ゲイト型半導体 装置かよびその作製工程を示すたて断面図である。

第3回は本発明の他の半導体装置を示す。

第4回かよび第5回は本発明の積層型絶縁ゲイト型半導体装置とキャベシタまたは液晶とを一体化した平面ディスプレイを構成する半導体装置を示す。


は記出るとからによる


株式会社平応修エネルギー研究療証代表を 山 崎 舜 平元言





第1 図

(31)









-364-